



SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005

# LOW-POWER RS-485 TRANSCEIVER Available in Small MSOP-8 Package

### FEATURES

- Available in Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Low Quiescent Power
  - 0.3 mA Active Mode
  - 1 nA Shutdown Mode
- 1/8 Unit Load—Up to 256 Nodes on a Bus
- Bus-Pin ESD Protection Up to 15 kV
- Industry-Standard SN75176 Footprint
- Failsafe Receiver (Bus Open, Bus Shorted, Bus Idle)
- Glitch–Free Power–Up/Down Bus Inputs and Outputs

## APPLICATIONS

- Energy Meter Networks
- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Battery-Powered Applications
- Telecommunications Equipment

## ORDERING INFORMATION

## DESCRIPTION

These devices are half-duplex transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. SN65HVD3082E and SN75HVD3082E devices are optimized for signaling rates up to 200 kbps. SN65HVD3085E is suitable for data transmission up to 1 Mbps, whereas SN65HVD3088E is suitable for applications requiring signaling rates up to 20 Mbps. These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as energy meter networks, electrical inverters, status/command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of SN75176. Power-on reset circuits keep the outputs in a highimpedance state until the supply voltage has stabilized. A thermal shutdown function protects the device from damage due to system fault conditions. The SN75HVD3082E is characterized for operation from 0°C to 70°C and SN65HVD308xE are characterized for operation from -40°C to 85°C air temperature.

_	SIGNALING RATE		PACKAGE TYPE	
TA	(Mbps)	Р	D(1)	DGK(2)
0°C to 70°C	0.2	SN75HVD3082EP Marked as 75HVD3082	SN75HVD3082ED Marked as VN3082	SN75HVD3082EDGK Marked as NWM
	0.2	SN65HVD3082EP Marked as 65HVD3082	SN65HVD3082ED Marked as VP3082	SN65HVD3082EDGK Marked as NWN
–40°C to 85°C	1		SN65HVD3085ED Marked as VP3085	SN65HVD3085EDGK Marked as NWK
	20		SN65HVD3088ED Marked as VP3088	SN65HVD3088EDGK Marked as NWH

(1) The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDR).

(2) The DGK package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDGKR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1) (2)

	UNITS
Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Voltage range at A or B	–9 V to 14 V
Voltage range at any logic pin	–0.3 V to V <sub>CC</sub> + 0.3 V
Receiver output current	-24 mA to 24 mA
Voltage input range, transient pulse, A and B, through 100 $\Omega$ (see Figure 13)	–50 V to 50 V
Junction temperature, TJ	170°C
Continuous total power dissipation	Refer to Package Dissipation Table

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### PACKAGE DISSIPATION RATINGS

PACKAGE	JEDEC BOARD MODEL	T <sub>A</sub> <25°C POWER RATING	DERATING FACTOR <sup>(3)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
	Low k(1)	507 mW	4.82 mW/°C	289 mW	217 mW
D	High k <sup>(2)</sup>	824 mW	7.85 mW/°C	471 mW	353 mW
Р	Low k(1)	686 mW	6.53 mW/°C	392 mW	294 mW
DOK	Low k(1)	394 mW	3.76 mW/°C	255 mW	169 mW
DGK	High k <sup>(2)</sup>	583 mW	5.55 mW/°C	333 mW	250 mW

(1) In accordance with the low-k thermal metric definitions of EIA/JESD51-3

(2) In accordance with the high-k thermal metric definitions of EIA/JESDS1-7

<sup>(3)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005

## **RECOMMENDED OPERATING CONDITIONS(1)**

		MIN	TYP N	AX	UNIT
Supply voltage, V <sub>CC</sub>		4.5		5.5	V
Input voltage at any bus terminal (se	parately or common mode), VI	-7		12	V
High-level input voltage (D, DE, or R	E inputs), VIH	2	V	СС	V
Low-level input voltage (D, DE, or R	inputs), VIL	0		0.8	V
Differential input voltage, VID		-12	12 60		V
	Driver	-60	-60 60 -8 8		
Dutput current, IO	Receiver	-8		8	mA
Differential load resistance, RL		54			Ω
	SN65HVD3082E, SN75HVD3082E			0.2	
Signaling rate, 1/tu	SN65HVD3085E			1	Mbps
	SN65HVD3088E			5.5 12 V <sub>CC</sub> 0.8 12 60 8	
	SN65HVD3082E, SN65HVD3085E, SN65HVD3088E	-40		85	
Operating free-air temperature, T <sub>A</sub>	SN75HVD3082E	0		70	°C
Junction temperature, $T_{J}^{(2)}$	•	-40		130	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.

(2) See thermal characteristics table for information on maintenance of this specification for the DGK package.

#### SUPPLY CURRENT

over recommended operating conditions unless otherwise noted

	PARAMETER TEST CONDITIONS		MIN	<b>TYP</b> (1)	MAX	UNIT
	Driver and receiver enabled	D at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at 0 V, No load		425	900	μA
100	Driver enabled, receiver disabled	D at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at V <sub>CC</sub> , No load		330	600	μΑ
ICC	Receiver enabled, driver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at 0 V, No load		300	600	μA
	Driver and receiver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at V <sub>CC</sub>		0.001	2	μΑ

(1) All typical values are at 25°C and with a 5-V supply.

## **ELECTROSTATIC DISCHARGE PROTECTION**

PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup> MAX	UNIT
Human body model	Bus terminals and GND	±15	kV
Human body model <sup>(2)</sup>	All pins	±4	kV
Charged-device-mode(3)	All pins	±1	kV

(1) All typical values at 25°C

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
(3) Tested in accordance with JEDEC Standard 22, Test Method C101.

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005



#### DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	<b>TYP</b> (1)	MAX	UNIT
		I <sub>O</sub> = 0, No load	3	4.3		
ы I		$R_L = 54 \Omega$ , See Figure 1	1.5	2.3		.,
Nod I	Differential output voltage	R <sub>L</sub> = 100 Ω	2			V
		V <sub>TEST</sub> = -7 V to 12 V, See Figure 2	1.5			7
$\Delta N_{OD}$	Change in magnitude of differential output voltage	See Figure 1 and Figure 2	-0.2	0	0.2	V
VOC(SS)	Steady-state common-mode output voltage		1	1 2.6 3		.,
∆VOC(SS)	Change in steady-state common-mode output voltage	See Figure 3	-0.1	0	0.1	V
VOC(PP)		See Figure 3		500		mV
loz	High-impedance output current	See receiver input currents				
lj	Input current	D, DE	-100		100	μA
IOS	Short-circuit output current	$-7 \text{ V} \le \text{V}_O \le 12 \text{ V}$ , See Figure 7	-250		250	mA

(1) All typical values are at  $25^{\circ}$ C and with a 5V-supply.

#### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		$R_1 = 54 \Omega_1$	HVD3082E		700	1300	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output	C_ = 50 pF,	HVD3085E		150	500	ns
PAL	r ropagation dolay time, high to low level output	See Figure 4	HVD3088E		12	20	
		$R_1 = 54 \Omega_1$	HVD3082E	500	900	1500	
t <sub>r</sub> t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	$C_{L} = 50 \text{ pF},$	HVD3085E		200	300	ns
4		See Figure 4	HVD3088E		7	15	
		R <sub>1</sub> = 54 Ω,	HVD3082E		20	200	
<sup>t</sup> sk(p)	Pulse skew( t <sub>PHL</sub> - t <sub>PLH</sub>  )	$C_{L} = 50 \text{ pF},$ See Figure 4	HVD3085E		5	50	ns
			HVD3088E		1.4	5	
		<u>RL</u> = 110 Ω,	HVD3082E		2500	7000	
<sup>t</sup> PZH	Propagation delay time, high-impedance-to-high-level output	RE at 0 V,	HVD3085E		1000	2500	ns
<sup>t</sup> PZL	Propagation delay time, high-impedance-to-low-level output	See Figure 5 and Figure 6	HVD3088E		13	30	
		<u>RL</u> = 110 Ω,	HVD3082E		80	200	
<sup>t</sup> PHZ	Propagation delay time, high-level-to-high-impedance output	RE at 0 V, See Figure 5	HVD3085E		60	100	ns
<sup>t</sup> PLZ		and Figure 6	HVD3088E		12	30	
	Brongestion delay time, chutdown to high layel output	R <sub>L</sub> = 110 Ω, RE	HVD3082E		3500	7000	
<sup>t</sup> PZH(SHDN)	Propagation delay time, shutdown-to-high-level output	at V <sub>CC</sub> ,	HVD3085E		2500	4500	ns
<sup>t</sup> PZL(SHDN)	Propagation delay time, shutdown-to-low-level output	See Figure 5	HVD3088E		1600	2600	

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005

## **RECEIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	<b>TYP</b> (1)	MAX	UNIT
VIT+	Positive-going input threshold voltage	$I_{O} = -8 \text{ mA}$		-85	-10	mV
VIT-	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA	-200	-115		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT–</sub> )			30		mV
Vон	High-level output voltage	$V_{ID}$ = 200 mV, $I_{OH}$ = -8 mA, See Figure 8	4	4.6		V
VOL	Low-level output voltage	$V_{ID}$ = -200 mV, $I_{OH}$ = 8 mA, See Figure 8		0.15	0.4	V
IOZ	High-impedance-state output current	$V_O = 0$ to $V_{CC}$ , $\overline{RE} = V_{CC}$	-1		1	μΑ
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V		0.04	0.1	
		$V_{IH} = 12 V, V_{CC} = 0$		0.06	0.125	
II	Bus input current	$V_{IH} = -7 V$ , $V_{CC} = 5 V$	-0.1	-0.04		mA
		$V_{IH} = -7 V, V_{CC} = 0$	-0.05	-0.03		
Iн	High-level input current (RE)	V <sub>IH</sub> = 2 V	-60	-30		μΑ
۱ <sub>IL</sub>	Low-level input current (RE)	V <sub>IL</sub> = 0.8 V	-60	-30		μΑ
C <sub>diff</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V		7		pF

(1) All typical values are at 25°C and with a 5-V supply.

#### **RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted


	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		HVD3082E HVD3085E		75	200	ns
			HVD3088E			100	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$	HVD3082E HVD3085E		79	200	ns
		See Figure 9	HVD3088E			100	
<sup>t</sup> sk(p)	Pulse skew( tp+L - tpL+ )		HVD3082E HVD3085E		4	30	ns
(F)			HVD3088E			10	
t <sub>r</sub>	Output signal rise time	$V_{ID} = -1.5 \text{ V to}$	1.5 V,		1.5	3	ns
t <sub>f</sub>	Output signal fall time	C <sub>L</sub> = 15 pF, Se	e Figure 9		1.8	3	ns
<sup>t</sup> PZH	Output enable time to high level		HVD3082E HVD3085E		5	50	ns
			HVD3088E			30	
<sup>t</sup> PZL	Output enable time to low level	C <sub>I</sub> = 15 pF,	HVD3082E HVD3085E		10	50	ns
		DE at 3 V,	HVD3088E			30	
<sup>t</sup> PHZ	Output enable time from high level	See Figure 10 and Figure 11	HVD3082E HVD3085E		5	50	ns
1112			HVD3088E			30	
<sup>t</sup> PLZ	Output enable time from low level	1	HVD3082E HVD3085E		8	50	ns
			HVD3088E			30	
<sup>t</sup> PZH(SHDN)	Propagation delay time, shutdown-to-high-level output	C <sub>L</sub> = 15 pF, DE	at 0 V,		1600	3500	ns
<sup>t</sup> PZL(SHDN)	Propagation delay time, shutdown-to-low-level output	See Figure 12			1700	3500	ns




SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005

## PARAMETER MEASUREMENT INFORMATION

**NOTE:**Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle.  $Z_{O}$  = 50  $\Omega$  (unless otherwise specified).







#### Figure 2. Driver Test Circuit, V<sub>OD</sub> With Common-Mode Loading




Figure 3. Driver V<sub>OC</sub> Test Circuit and Waveforms




Figure 4. Driver Switching Test Circuit and Waveforms



SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005




Figure 5. Driver Enable/Disable Test Circuit and Waveforms, High Output




Figure 6. Driver Enable/Disable Test Circuit and Waveforms, Low Output





Figure 7. Driver Short-Circuit Test



**Figure 8. Receiver Parameter Definitions** 




Figure 9. Receiver Switching Test Circuit and Waveforms

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005






Figure 10. Receiver Enable/Disable Test Circuit and Waveforms, Data Output High




Figure 11. Receiver Enable/Disable Test Circuit and Waveforms, Data Output Low





Figure 12. Receiver Enable From Shutdown Test Circuit and Waveforms




SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005






#### **DEVICE INFORMATION**

#### **PIN ASSIGNMENTS**



## LOGIC DIAGRAM (POSITIVE LOGIC)



#### **FUNCTION TABLE**


	DRIV	/ER		RECEIVER		
INPUT	ENABLE	OUT	PUTS	DIFFERENTIAL INPUTS	ENABLE	OUTPUT
D	DE	Α	В	$V_{ID} = V_A - V_B$	RE	R
Н	Н	Н	L	$V_{ID} \le -0.2 V$	L	L
L	Н	L	н	–0.2 V < V <sub>ID</sub> < –0.01 V	L	?
Х	L	Z	Z	–0.01 V ≤ V <sub>ID</sub>	L	н
Open	Н	Н	L	Х	н	Z
Х	Open	Z	Z	Open circuit	L	Н
				Short circuit	L	н
				Х	Open	Z

NOTE: H= high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005



#### EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005

#### DGK Package

#### THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
-		Low-k <sup>(2)</sup> board, no air flow		266			
ΘJA	Junction-to-ambient thermal resistance(1)	High-k <sup>(3)</sup> board, no air flow	High-k <sup>(3)</sup> board, no air flow		180		°C/W
ΘJB	Junction-to-board thermal resistance	High-k <sup>(3)</sup> board, no air flow			108		
ΘJC	Junction-to-case thermal resistance				66		°C/W
P(AVG)	Average power dissipation	$R_L = 54 \Omega$ , Input to D is a 200 kbps 50% duty cycle square wave V <sub>cc</sub> at 5.5 V, T <sub>J</sub> = 130°C	HVD3082E			203	mW
P(AVG)	Average power dissipation	$R_L = 54 \Omega$ , Input to D is a 1 Mbps 50% duty cycle square wave $V_{CC}$ at 5.5 V, $T_J = 130^{\circ}C$	HVD3085E			205	mW
P(AVG)	Average power dissipation	$R_L = 54 \Omega$ , Input to D is a 20 Mbps 50% duty cycle square wave $V_{CC}$ at 5.5 V, $T_J = 130^{\circ}C$	HVD3088E			276	mW
-		High k board model		-40		93	
Τ <sub>Α</sub>	Ambient air temperature	Low k board model		-40		75	°C
T <sub>SD</sub>	Thermal shut-down junction temperature				165		°C


(1) See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

(2) JESD51-3 Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
(3) JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005




## **TYPICAL CHARACTERISTICS**





SLLS562D - MARCH 2003 - REVISED SEPTEMBER 2005


### **TYPICAL CHARACTERISTICS**



SLLS562D – MARCH 2003 – REVISED SEPTEMBER 2005



#### **APPLICATION INFORMATION**



NOTE: The line should be terminated at both ends with its characteristic impedance ( $R_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.

#### Figure 20. Typical Application Circuit

#### **POWER USAGE IN AN RS-485 TRANSCEIVER**

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in Figure 14, the bus input current is less than 1/8 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard  $120-\Omega$  resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD308xE can drive more than 25 mA to a 60  $\Omega$  load, resulting in a differential output voltage higher than the minimum required by the standard. (See Figure 16.)

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is very low.

Supply current increases with signaling rate primarily due to the totum pole outputs of the driver (see Figure 15). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

#### LOW-POWER SHUTDOWN MODE

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.



## THERMAL CHARACTERISTICS OF IC PACKAGES

 $\Theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 $\Theta_{\mathsf{JA}}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\Theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\Theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in–use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\Theta_{JA}$  can be measured between these two test cards

 $\Theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\Theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\Theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\Theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure.  $\Theta_{JB}$  is only defined for the high-k test card.

 $\Theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 21).




Figure 21. Thermal Resistance

TEXAS INSTRUMENTS www.ti.com

8-Jan-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65HVD3085ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3085EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD3088EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082ED	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75HVD3082EDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75HVD3082EP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75HVD3082EPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNHVD3082EDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNHVD3082EDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3082EDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3085EDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3085EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD3088EDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3088EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD3082EDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN75HVD3082EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1




# PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3082EDGKR	MSOP	DGK	8	2500	346.0	346.0	29.0
SN65HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3085EDGKR	MSOP	DGK	8	2500	346.0	346.0	29.0
SN65HVD3085EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD3088EDGKR	MSOP	DGK	8	2500	346.0	346.0	29.0
SN65HVD3088EDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD3082EDGKR	MSOP	DGK	8	2500	346.0	346.0	29.0
SN75HVD3082EDR	SOIC	D	8	2500	340.5	338.1	20.6



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# **MECHANICAL DATA**

MPDI001A - JANUARY 1995 - REVISED JUNE 1999



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated